

LSI.84US01 (03-0055)

AMENDMENTS TO THE CLAIMS

The present listing of claims replaces all prior versions and listings of claims in the subject patent application.

Claim 1 (currently amended): A switchable probe board for probing a parallel bus comprising:

a connector adapted to connect for connecting into said parallel bus;

a plurality of signal paths corresponding to individual signals of said parallel bus, each of said plurality of signal paths having a passive filter, and an adjustable filter circuit, said plurality of signal paths being electrically communicated to said connector;

a switch matrix connected to each of said plurality of signal paths and having at least one output; and

a controller adapted to configure said switch matrix to connect one of said plurality of signal paths to said at least one output, said controller having an input;

wherein said switchable probe board is a single printed circuit board.

Claim 2 (original): The switchable probe board of claim 1 wherein said controller comprises dip switches.

Claim 3 (original): The switchable probe board of claim 1 wherein said controller comprises a microprocessor programmable to cause said switch matrix to sequentially switch a predetermined set of said plurality of signal paths to said at least one output.

Claim 4 (currently amended): The switchable probe board of claim 3 wherein said controller ~~is adapted to communicate~~ communicates on a second communications bus.

LSI.84US01 (03-0055)

Claim 5 (currently amended): The switchable probe board of claim 4 wherein said controller is ~~adapted to be~~ programmed by a second device communicating over said second communications bus.

Claim 6 (currently amended): The switchable probe board of claim 1 wherein said adjustable filter circuit is ~~adapted to receive~~ receives a training pattern of signals on said parallel bus and setting said adjustable filter circuit is set to a skew value based on said training pattern.

Claim 7 (original): The switchable probe board of claim 1 wherein said parallel bus is a SCSI bus.

Claim 8 (original): The switchable probe board of claim 1 wherein said parallel bus is a PCI bus.

Claim 9 (currently amended): The switchable probe board of claim 1 further comprising mounting hardware ~~adapted to simulate~~ for simulating the mounting hardware of a disk drive.

Claim 10 (currently amended): A method for probing a plurality of signals on a parallel bus comprising:

providing a switchable probe board having a connector adapted to connect into said parallel bus, a plurality of signal paths corresponding to individual signals of said parallel bus, each of said plurality of signal paths having a passive filter, and an adjustable filter circuit, said plurality of signal paths being electrically communicated to said connector, a switch matrix connected to each of said plurality of signal paths and having at least one output, and a controller ~~adapted to configure~~ for configuring said switch matrix to connect one of said plurality of signal paths to said at least one output, said controller having an input, wherein said switchable probe board is a single printed circuit board;

connecting said connector to said parallel bus;

LSI.84US01 (03-0055)

connecting a test device to said at least one output;
causing said switch matrix to select a first of said plurality of signals to be connected to said at least one output by sending an input to said controller;
measuring said first of said plurality of signals using said test device;
causing said switch matrix to select a second of said plurality of signals to be connected to said at least one output by sending an input to said controller; and
measuring said second of said plurality of signals using said test device.

Claim 11 (original): The method of claim 10 wherein said controller comprises dip switches.

Claim 12 (original): The method of claim 10 wherein said controller comprises a microprocessor programmable to cause said switch matrix to sequentially switch a predetermined set of said plurality of signal paths to said at least one output.

Claim 13 (currently amended): The method of claim 12 wherein said controller is ~~adapted to communicate~~ communicates on a second communications bus.

Claim 14 (currently amended): The method of claim 13 wherein said controller is ~~adapted to be~~ programmed by a second device communicating over said second communications bus.

Claim 15 (currently amended): The method of claim 10 wherein said adjustable filter circuit ~~is adapted to receive~~ receives a training pattern of signals on said parallel bus and ~~setting~~ sets said adjustable filter circuit to a skew value based on said training pattern.

Claim 16 (original): The method of claim 10 wherein said parallel bus is a SCSI bus.

Claim 17 (original): The method of claim 10 wherein said parallel bus is a PCI bus.

LSI.84US01 (03-0055)

Claim 18 (currently amended): The method of claim 10 further comprising mounting hardware ~~adapted to simulate~~ for simulating the mounting hardware of a disk drive.

Claim 19 (original): A switchable probe board for probing a parallel bus comprising:

- a first means for connecting to said parallel bus;
- a plurality of second means for preparing said signals in a fixed filter and an adjustable filter circuit, each of said plurality of second means corresponding to individual signals of said parallel bus, said plurality of second means being electrically communicated to said first means;
- a third means for probing a signal;
- a fourth means for selectively connecting one of said plurality of second means to said third means; and
- a fifth means for controlling said fourth means, said fifth means having an input;

wherein said switchable probe board is a single printed circuit board.

Claim 20 (original): The switchable probe board of claim 19 wherein said input to said fifth means comprises dip switches.

Claim 21 (original): The switchable probe board of claim 19 wherein said fifth means comprises a microprocessor programmable to cause said fourth means to sequentially switch a predetermined set of said plurality of second means to said third means.

Claim 22 (currently amended): The switchable probe board of claim 21 wherein said fifth means ~~is adapted to communicate~~ communicates on a second communications bus.

LSI.84US01 (03-0055)

Claim 23 (currently amended): The switchable probe board of claim 22 wherein said fifth means is adapted to be programmed by a second device communicating over said second communications bus.

Claim 24 (currently amended): The switchable probe board of claim 19 wherein said adjustable filter circuit is ~~adapted to receive~~ receives a training pattern of signals on said parallel bus and ~~setting~~ sets said adjustable filter circuit to a skew value based on said training pattern.

Claim 25 (original): The switchable probe board of claim 19 wherein said parallel bus is a SCSI bus.

Claim ~~25~~ 26 (currently amended): The switchable probe board of claim 19 wherein said parallel bus is a PCI bus.

Claim ~~26~~ 27 (currently amended): The switchable probe board of claim 19 further comprising a sixth means for mounting said switch probe board wherein said sixth means is ~~adapted to simulate~~ simulates the mounting hardware of a disk drive.